An architecture for the cross multiply accumulate unit of an FX correlator is presented which reduces the on chip hardware to the complex multiply accumulator and a single buffer. All other memory is off-chip. This results in a low cost implementation of the cross multiply accumulate unit
View a pdf version of ALMA Memo 392.
Download a postscript version of ALMA Memo 392.
Last modified: 2001 Oct 23>
alma-memos@nrao.edu